Early Career Radar
Hardware · Not specified

Hardware Design Engineer Intern

Altera

Location
Toronto, Canada
Opening date
Opened today
Source
Summer 2027 Tech Internships
Employer posting

Job description

Captured from employer · Oct 30, 2026

Job Details:

Job Description

Altera’s System Example Design team develops end-to-end solutions that give customers efficient access to the capabilities of Altera FPGA devices. Our team develops RTL IP and builds FPGA System Designs using various protocol IPs such as PCIe Express, DDR4/5, Ethernet and embedded solutions using ARM Hard Processor System.

As an Hardware Design Engineer - Intern, You will work closely with hardware and software teams on FPGA HW/SW co-development, system bring-up, debugging, and optimization of complex FPGA-based products, including SmartNICs, embedded platforms interacting with GPU, and ARM HPS-based solutions. FPGA Design & Integration

  • Design, develop, integrate, and validate RTL for FPGA-based systems and platforms.
  • Implement and integrate FPGA subsystems various I/0 Technologies (PCIe, EMIF, Ethernet & networking IPs) and on-board ARM Hard Processor Systems (HPS)
  • Support FPGA system architecture, performance optimization, and debug activities.

HW/SW Co-Development

  • Collaborate with software and application teams on FPGA HW/SW co-design and integration.
  • Support board bring-up, system-level validation, and debugging.
  • Develop software abstractions, drivers, and frameworks that enable FPGA acceleration solutions.
  • Partner with cross-functional teams to optimize end-to-end system performance.

Behavioral traits

  • Strong communication, initiative, innovation, and teamwork
  • Motivation to learn and adapt in a fast-changing technology environment
  • Excellent problem-solving skills and attention to detail
  • Accountability, integrity, and a results-oriented mindset
  • Collaborative working style, strong influencing skills, and willingness to work across global teams

Our compensation is designed to reflect the Canadian labour market. The actual salary offered may vary based on several factors, including the position’s location, as well as the candidate’s experience, skills, training, and job-specific knowledge. In addition to base salary, we offer performance-based incentive opportunities that reward both individual contributions and overall company success. Estimated Salary Range: $95K– $100K CAD We use artificial intelligence to screen, assess, or select applicants for the position.

This posting is for an existing vacancy. Canadian work experience is not required for this role. Applicants must be eligible for any required Canada export authorizations.

Minimum Qualifications

  • The candidate must be pursuing a Bachelor’s Degree in Computer Engineering, Engineering Science, Computer Science, Math, Electrical Engineering or equivalent
  • 3+ months of experience in Digital logic hardware (e.g. SystemVerilog, Verilog and/or VHDL) design or verification
  • 3+ months of experience in Software programming or scripting (e.g. C/C++ and/or Python)

Preferred Qualifications

  • Familiarity with FPGA development flows and tools such as Quartus
  • Experience working on hardware-software co-design or embedded systems projects
  • Strong analytical and problem-solving skills

Job Type: Student / Intern (Fixed Term) Shift: Shift 1 (Canada) Primary Location: Toronto, Ontario, Canada Additional Locations: Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Private to you

Application tracker

Keep the exact resume, contact, and follow-up notes with this role.View all applications →

Saved to this browser unless you connect an account; connected records follow your verified account across devices.

Timeline

0 entries